mirror of
https://github.com/meshtastic/firmware.git
synced 2025-04-23 09:06:02 +00:00
d74359abf0
Some checks are pending
CI / setup (check) (push) Waiting to run
CI / setup (esp32) (push) Waiting to run
CI / setup (esp32c3) (push) Waiting to run
CI / setup (esp32c6) (push) Waiting to run
CI / setup (esp32s3) (push) Waiting to run
CI / setup (nrf52840) (push) Waiting to run
CI / setup (rp2040) (push) Waiting to run
CI / setup (stm32) (push) Waiting to run
CI / check (push) Blocked by required conditions
CI / build-esp32 (push) Blocked by required conditions
CI / build-esp32-s3 (push) Blocked by required conditions
CI / build-esp32-c3 (push) Blocked by required conditions
CI / build-esp32-c6 (push) Blocked by required conditions
CI / build-nrf52 (push) Blocked by required conditions
CI / build-rpi2040 (push) Blocked by required conditions
CI / build-stm32 (push) Blocked by required conditions
CI / build-debian-src (push) Waiting to run
CI / package-pio-deps-native-tft (push) Waiting to run
CI / test-native (push) Waiting to run
CI / docker-debian-amd64 (push) Waiting to run
CI / docker-alpine-amd64 (push) Waiting to run
CI / docker-debian-arm64 (push) Waiting to run
CI / docker-debian-armv7 (push) Waiting to run
CI / after-checks (push) Blocked by required conditions
CI / gather-artifacts (esp32) (push) Blocked by required conditions
CI / gather-artifacts (esp32c3) (push) Blocked by required conditions
CI / gather-artifacts (esp32c6) (push) Blocked by required conditions
CI / gather-artifacts (esp32s3) (push) Blocked by required conditions
CI / gather-artifacts (nrf52840) (push) Blocked by required conditions
CI / gather-artifacts (rp2040) (push) Blocked by required conditions
CI / gather-artifacts (stm32) (push) Blocked by required conditions
CI / release-artifacts (push) Blocked by required conditions
CI / release-firmware (esp32) (push) Blocked by required conditions
CI / release-firmware (esp32c3) (push) Blocked by required conditions
CI / release-firmware (esp32c6) (push) Blocked by required conditions
CI / release-firmware (esp32s3) (push) Blocked by required conditions
CI / release-firmware (nrf52840) (push) Blocked by required conditions
CI / release-firmware (rp2040) (push) Blocked by required conditions
CI / release-firmware (stm32) (push) Blocked by required conditions
* add seeed_solar_node * fix RF_SW problem * fix IIC problem * Update Button redefination * Add on-board flash pin defination * fix missing a ',' * update seeed sorlar panel defination * fix word spell * fix upstream change * fix upstream change * fix upstream change * fix formate * Restore the FLASH definition that was deleted by mistake and pull down the CS pin to ensure low power consumption * fix led defination conflict * Delete lib/device-ui directory * Restore protobufs submodule --------- Co-authored-by: WayenWeng <jinyuan.weng@seeed.cc>
108 lines
2.9 KiB
C++
108 lines
2.9 KiB
C++
/*
|
|
* variant.cpp - Digital pin mapping for nRF52-based development board
|
|
*
|
|
* This file defines the pin mapping array that maps logical digital pins (D0-D17)
|
|
* to physical GPIO ports/pins on the Nordic nRF52 series microcontroller.
|
|
*
|
|
* Board: [Seeed Studio XIAO nRF52840 Sense (Seeed Solar Node)]
|
|
* Hardware Features:
|
|
* - LoRa module (CS/SCK/MISO/MOSI control pins)
|
|
* - GNSS module (TX/RX/Reset/Wakeup)
|
|
* - User LEDs (D11-D12)
|
|
* - User button (D13)
|
|
* - Grove/NFC interface (D14-D15)
|
|
* - Battery voltage monitoring (D16)
|
|
*
|
|
* Created [20250225]
|
|
* By [Dylan]
|
|
* Version 1.0
|
|
* License: [MIT]
|
|
*/
|
|
|
|
#include "variant.h"
|
|
#include "nrf.h"
|
|
#include "wiring_constants.h"
|
|
#include "wiring_digital.h"
|
|
|
|
/**
|
|
* @brief Digital pin to GPIO port/pin mapping table
|
|
*
|
|
* Format: Logical Pin (Dx) -> nRF Port.Pin (Px.xx)
|
|
*
|
|
* Pin Groupings:
|
|
* [D0-D10] - Peripheral control (LoRa, GNSS)
|
|
* [D11-D12] - LED outputs
|
|
* [D13] - User button
|
|
* [D14-D15] - Grove/NFC interface
|
|
* [D16] - Battery voltage ADC input
|
|
* [D17] - GNSS module reset
|
|
*/
|
|
|
|
extern "C" {
|
|
const uint32_t g_ADigitalPinMap[] = {
|
|
// D0 .. D10 - Peripheral control pins
|
|
2, // D0 P0.02 (A0) GNSS_WAKEUP
|
|
3, // D1 P0.03 (A1) LORA_DIO1
|
|
28, // D2 P0.28 (A2) LORA_RESET
|
|
29, // D3 P0.29 (A3) LORA_BUSY
|
|
4, // D4 P0.04 (A4/SDA) LORA_CS
|
|
5, // D5 P0.05 (A5/SCL) LORA_SW
|
|
43, // D6 P1.11 (UART_TX) GNSS_TX
|
|
44, // D7 P1.12 (UART_RX) GNSS_RX
|
|
45, // D8 P1.13 (SPI_SCK) LORA_SCK
|
|
46, // D9 P1.14 (SPI_MISO) LORA_MISO
|
|
47, // D10 P1.15 (SPI_MOSI) LORA_MOSI
|
|
|
|
// D11-D12 - LED outputs
|
|
15, // D11 P0.15 User LED
|
|
19, // D12 P0.19 Breathing LED
|
|
|
|
// D13 - User input
|
|
33, // D13 P1.01 User Button
|
|
|
|
// D14-D15 - Grove/NFC interface
|
|
9, // D14 P0.09 NFC1/GROVE_D1
|
|
10, // D15 P0.10 NFC2/GROVE_D0
|
|
|
|
// D16 - Power management
|
|
// 31, // D16 P0.31 VBAT_ADC (Battery voltage)
|
|
31, // D16 P0.31 VBAT_ADC (Battery voltage)
|
|
// D17 - GNSS control
|
|
35, // D17 P1.03 GNSS_RESET
|
|
|
|
37, // D18 P1.05 GNSS_ENABLE
|
|
14, // D19 P0.14 BAT_READ
|
|
39, // D20 P1.07 USER_BUTTON
|
|
|
|
//
|
|
21, // D21 P0.21 (QSPI_SCK)
|
|
25, // D22 P0.25 (QSPI_CSN)
|
|
20, // D23 P0.20 (QSPI_SIO_0 DI)
|
|
24, // D24 P0.24 (QSPI_SIO_1 DO)
|
|
22, // D25 P0.22 (QSPI_SIO_2 WP)
|
|
23, // D26 P0.23 (QSPI_SIO_3 HOLD)
|
|
};
|
|
}
|
|
|
|
void initVariant()
|
|
{
|
|
pinMode(PIN_QSPI_CS, OUTPUT);
|
|
digitalWrite(PIN_QSPI_CS, HIGH);
|
|
// This setup is crucial for ensuring low power consumption and proper initialization of the hardware components.
|
|
pinMode(GPS_EN, OUTPUT);
|
|
digitalWrite(GPS_EN, LOW);
|
|
|
|
// VBAT_ENABLE
|
|
pinMode(BAT_READ, OUTPUT);
|
|
digitalWrite(BAT_READ, LOW);
|
|
|
|
pinMode(PIN_LED1, OUTPUT);
|
|
digitalWrite(PIN_LED1, LOW);
|
|
pinMode(PIN_LED2, OUTPUT);
|
|
digitalWrite(PIN_LED2, LOW);
|
|
pinMode(PIN_LED2, OUTPUT);
|
|
// digitalWrite(LED_PIN, LOW);
|
|
|
|
pinMode(GPS_EN, OUTPUT);
|
|
digitalWrite(GPS_EN, HIGH);
|
|
} |